Arm Cortex A75 Model


Cortex-A75 is the first ARMv8.2 high-end CPU for premium mobile and infrastructure applications. It offers competitive performance and feature set for 2017 based mobile SoCs. The Cortex-A75 model includes the DynamIQ Shared Unit (DSU).

DSU r3p0 supports Cortex-A75 r2p1.
DSU r0p2 supports Cortex-A75 r2p0.
DSU r0p1 supports Cortex-A75 r1p0.

SoC DesignerSystemC ModelSynopsys PA
Cortex A75 Cycle Model
Description The Cortex A75 model is compiled directly from Arm's register transfer level (RTL) code and maintains 100% functional accuracy. The model integrates directly with Arm's SoC Designer virtual prototype. This enables designers to perform accurate architectural analysis, performance optimization and pre-silicon firmware debug.
Performance Analysis Kits
Revisions r3p0, r0p2, r0p1

IP Link Documentation
Documentation (Login Required)